There are many techniques for designing discrete-time compensators.
I.
INTRODUCTION
Control theorists have developed many methods for designing compensators for discrete-time systems.
These include pole-placement concepts, optimal regulator theory, observer theory, Kalman filtering, and classical control approaches. Such designs have typically been implemented on large-scale computer systems. Howeve. the-cu=rent. trends area towards. inc3ease& contrx applications involving small-scale computers or dedicated digital hardware.
The implementation of control algorithms in such digital hardware has raised many new issues. These tend to fall into two categories, one involving the effects of the finite precision and fixed-point arithmetic of small-scale digital systems, and one involving architectural issues. Such questions have not generally been treated in the literature. Therefore some methodology must be established for digital feedback compensator implementation. In other words, we need some way to specify and order the critical computations that must take place in a compensator so that the resulting digital hardware performs as close to the ideal design as is consistent with the expense and speed requirements of the application.
We have addressed the issue of finite wordlength due to compensator coefficient rounding and multiplication roundoff in earlier works [1, 2] .
Our general approach has been to examine the concepts already developed for digital signal processing. Then, considering the compensator as a digital filter within a control loop, we can try to apply these ideas. However, the presence of the feedback path itself, and the emphasis on closed-loop performance,has frequently required us to adapt and extend the methods of digital signal processing.
In this paper, we will examine the architectural issues involved in compensator implementation, in particular, the notions of serialism, parallelism and pipelining. We will show that the serialism/parallelism concept is essentially identical to that involved in the implementation of any digital system. However, the use of pipelining in digital control systems raises several difficult questions. We will discuss these points in the context of linear-quadratic-Gaussian (LQG) control systems, although they extend easily to maore general cases-.
The organization of this paper will be as follows. In Section II, we will briefly review the LQG control problem and describe the resulting ideal compensator equations. The notion of a compensator structure, which is somewhat different than a conventional filter structure, and an adapted notation for describing such structures will be reviewed from E1] and [2] in Section III. In Section IV, we will introduce and describe the notions of serialism, parallelism and pipelining for digital systems. The application of pipelining specifically to digital feedback compensators will be treated in Section VI. A typical application of pipelining for compensators will be described in Section VII, and several examples presented.
II.
LQG COMPENSATOR DESIGN
In this section we will briefly review the single-input single-output steady-state LQG control problem. and the optimal compensator that results.
Let us assume that we wish to design a digital discrete-time compensator for a continuous-time system (plant), and that the control signal will be piecewise constant. We will also assume that the output of the plant is sampled at the rate 1/T. Given a quadratic performance index J, and a linear discrete-time model of a continuous-time plant subject to disturbances modeled as white Gaussian noise,the LQG compensator is the linear compensator that minimizes J.
Consider the following discrete-time model of a plant:
where x is the state n-vector, u and y are the control and output variables, 0 is the nxn state transition matrix, r is the nXl input gain matrix and L is the lXn output gain matrix. The quantities wl and w 2 are discrete Gaussian noises with covariance matrices 0 1 (nXn) and Q2 (lxl) respectively.
The performance index J is written as follows:
Thus J reflects the weighted squared deviations of the states and control.
The parameters Q, M and R can be specified by the designer.
The determination of a linear compensator that minimizes J involves the solution of two Ricatti equations involving the plant and weighting parameters. However, typically the resulting control u(k) will depend on the resulting compensator is not directly feasible for implementation, since a certain amount of time must be allowed to compute u(k) from y(k), y(k-l), etc-. Yet-u-(k) and y (k) refer to the control and plant. output at identical.
times. Some delay must be accounted for and thus the design as described so far is unfeasible.
Fortunately, Kwakernaak and Sivan [4] have presented a design procedure that does account for this delay. The resulting compensator is optimal in the sense that it produces the u(k) that minimizes J, but based only on a linear function of y(k-l), y(k-2)..., and not on y(k). Such a compensator can be implemented, essentially allowing one full sample period for the computation of u(k) after the y(k-l) sample is generated.
(If, however, the computation time is much shorter than the sample interval, this implies some inefficiency; the output u(k) will be available long before it is used as a control. Thus Kwakernaak and Sivan also describe a method for skewing the sample time of the plant output with respect to the rest of the compensator, which eliminates the inefficiency.)
The optimal compensator described above is of the following form:
where x is the estimated state vector, and the nxl Kalman filter matrix K and lXn regulator matrix G result from the solution of two discrete-time algebraic Ricatti equations [4] .
Note that in equations (3), the next control u(k+l) depends only on inputs y(k), y(k-l)... . Thus the computational delay has been allowed for in this formulation.
Now if we treat this compensator as a discrete linear system and examine its transfer function, we have:
In a more conventional form, this can be written:
Note the lack of a term a 0 in the numerator. The presence of such a term would reflect a dependence of the present output on the present input. Since (5) represents a compensator that can be implemented, the a 0 term must be zero.
This delay has an important implication in the way we look at structures for implementing digital compensators, as we will show in Section III.
Note that we have taken u to be the output of the digital network and y to be the input. This may be contrary to the expectations of some readers.
III. STRUCTURES FOR DIGITAL COMPENSATORS
In the nomenclature of digital signal processing [5, 6] the term structure refers to the specific combination of (finite-precision) arithmetic operations by which a filter output sample is generated from intermediate values and the input. Typically, a structure can be represented by a signal-flow graph. Let us examine a simple digital filter structure to see whether it will be appropriate for representing the compensator of (5).
Specifically, let us examine a fourth-order (n=4) direct form II filter structure [5, 6] : (See Figure 1 , with transfer function (6)). 
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Note the presence of the a0 term. Such a structure cannot exactly represent an implementation, since computational delay (as discussed in Section II)
has not been accounted for. However, such a signal-flow graph is taken to represent a structure in digital signal processing; basically, the extra series delay needed for computations is assumed to be present, and is ignored.
In most digital filter applications, series delay is of no consequence.
However, in any control system, all delays that exist must be adequately represented in the structure notation. If series delay exists in the compensator and has not been accounted for, the entire control system may be unstable.
Thus any treatment of compensator structures must include specification of all calculation delays. This consideration basically led to the form of equation (5). Now, let us take Figure 1 and set a 0 to zero, as in equation (5). (See A structure for implementing equation (5) is depicted in Figure 3 . This can be derived from Figure 2 by elementary signal-flow graph manipulation. Thus the u(k) node is always a compensator state node. Note that this organization of the computations was only possible due to the zero value of a . Thus our design procedure, allowing u(k) to depend only on past y values, 0 results in a controller which can be implemented if we are careful to include all the actual delays inherent in the structure.
In addition to representing compensator structures with the signal-flow graph, we need a mathematical notation for describing a structure. In order to accomplish this, we will adapt the filter notation developed by Chan [5] to the case of compensator structures. Chan's notation accounts for the specific multiplier coefficients in the structure, and for the exact sequence, or precedence to the computations and qunitizations involved. Using y and u to represent a filter output and input respectively, and v the filter states (delay-element outputs), the Chan notation can be written as: 
IV. SERIALISM, PARALLELISM, AND PIPELINING
In this and the following sections, we will examine the architectural issues involved in the implementation of digital feedback compensators. We will show that the basic concepts of serialism and parallelism as they apply to digital filter structures represented in Chan's notation extend without modification to digital compensator structures represented in the modified state space notation. However, the same cannot be said concerning the application of pipelining techniques to compensators. In fact, we willi how that pipelining in control systems brings out another important issue: the interaction between the ideal design procedure described in Section II and the implementation of the resulting compensator.
Perhaps the most basic issue in any consideration of digital system architecture involves the concepts of serialism and parallelism. Essentially, this notion involves the degree to which processes, or operations, in the system run in sequence (serially) and the degree to which they execute concurrently (in parallel). At one extreme, any system can be implemented with a completely serial architecture --executing all its processes one at a time.
This procedure requires the minimum number of actual hardware modules and the maximum amount of processing time for completion of the system task. On the other hand, any system can also be implemented with a maximally-parallel architecture, having as many concurrent processes as possible. Such a design requires the maximal amount of hardware, but completes the overall system task in minimum time. Thus, the serialism/parallelism tradeoff is another example of the frequently encountered space-time tradeoff [8] .
There is an important asymmetry implicit in the exploitation of serialism and parallelism. It is always possible to execute processes one at a time (totally serially). However it is not always possible to execute them all at Suppose that a separate hardware module is reserved for each process, the input data rate is 2t and the maximally-parallel 2t second architecture is used. The input and output data cells now represent registers clocked at rate 2t ' while the intermediate result registers are clocked t seconds after the input. Let us examine any 2t-second interval. During the first t seconds, module 3 (for executing process P3) will be idle, since its inputs are not yet valid. During the last t seconds, while module 3 is active, modules 1 and 2
will be idle. The total 2t second time from a task initiation until its completion cannot be reduced without faster hardware modules. However, the idle modules can be put to use by pipelining the processes. While module 3 is active and modules 1 and 2 otherwise idle, the next task may as well begin and use modules 1 and 2. The net result for this example is a doubling of 1 1 the throughput rate (task completions per second) from 2 to t . It must be 2t t stressed here that any given task still takes 2t seconds from start to finish; however, successive task completions occur at t second intervals. In terms of hardware required, the pipeline would be effected by the presence of the third hardware module and by clocking all the above-mentioned registers at rate . Figure 5 shows two ways of modeling the pipelined case for this example.
Basically, the pipeline splits a larger task not implementable in a totallyparallel architecture into smaller sequential sub-tasks, each of which can be implemented in a more parallel fashion (Figure 5a ). An equivalent viewpoint (Figure 5b ) considers pipelining to be represented by a faster-executing task coupled with some series delay.
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Note the reduction from two to one levels (see (9) and (11)) allowing the doubled sampling rate, and also the extra z factor in the numerator of (12).
The number of states in (11) remained at three due to the simplification possible in Figure 6b .
Let us now consider pipelining as it applies just to the multiply operations in a structure. Such a consideration will be valuable whenever the multiply time dominates over all the addition and quantization operation times in a structure, a situation that is not uncommon in microprocessorbased digital systems. Since we are neglecting all calculation times other than the multiply times, it is sufficient to know the precedence to the multiply operations alone in order to determine the architectures that are possible. Thus the node precedence evident from the different .i matrices of a modified state space representation will not be adequate to describe the multiplier precedence relations [9] . Such relations can be determined from the signal-flow graph or from an examination of the specific location of eacit m rttg1ter Ccrfftcteit if ¢ t V'iT ftrices. Tn' either case, the multipliers can be grouped into precedence classes.
Frequently, the number of multiplier precedence classes and node precedence levels will be the same, but the multiplier coefficients in class 1 (of highest multiplier precedence) and the multiplier coefficients in node precedence level 1 (the matrix T1 ) need not be identical. It will be true that all the multiplier coefficients in the matrix T1 will also be in multiplier precedence class 1. Furthermore, multiple-level structures often have fewer multiplier classes than node precedence levels.
As an example, consider the cascade structure of Figure 7 and its modified state space representation (13). For this example, assume all scaling multipliers to be simple shifts (powers of two); thus they will not Of course, given the two classes and 12 multiplies, an optimal, that. is maximal, use of the hardware is made with only 6 hardware multipliers (assuming no pipelining). Five of the class 1 multiplies (but not cl or c 2) would be computed in the second multiply cycle with the d multiply. Thus the cascade of Figure 7 has two multiplier precedence classes, although it has four node precedence levels. This notion of multiplier precedence is more completely formulated in [9] , but the basic conclusion is as follows: although the modified state space representation correctly describes the operations that must occur in computing the node values within a structure, the multiplier precedence relations (more easily seen directly from the signal-flow graph) are more significant for determining the possible hardware architectures when the multiply time is dominant.
Certain basic restrictions [9] must be observed when pipelining a complex structure. The first limitation in applying pipelining concerns parallel data paths within the structure. Whenever any portion of a system is pipelined to increase the sampling rate (which adds unit delays), all parts of the system that feedforward in parallel with the pipelined portion must receive equivalent delays. Otherwise, the overall transfer function of the pipelined system will be quite different from the original; the differences will be more than just a series delay. The second difficulty -20-V.
PIPELINING FEEDBACK COMPENSATORS
In the context of the control problem formulated in Section II, the ideas of serialism and parallelism apply unchanged to the implementation of digital controller architectures. However, since a global feedback loop exists around the entire compensator-(that is, through the plant) pipelining seems to be out of the question, as described above. Suppose that we design an LQG compensator for a system with a sampling rate of 2 T the resulting compensator has two multiplier precedence levels, and T the multiply time t equals 2 .
Pipelining would seem to be necessary m 2 unless we were willing to drop the sampling rate to T . Unfortunately, the series delay that would result from pipelining this compensator would introduce an unplanned-for pure time delay. The deleterious effects of pure time delay (linearly-increasing negative phase shift) on the stability and phase margin of a feedback system are well known. Even if instability does not result, the performance index J will be larger than expected and the qualitative dynamic performance will be compromised.
Fortunately, there is an approach to pipelining that will be effective for control systems. Consider the LQG system and compensator design technique described in Section II. Assume that for some original controller design, the sampling interval is not long enough to complete all the calculations involved in the compensator (which is the situation as described above). In principle, pipelining techniques could help, but unavoidable delay would be introduced. An effective use of pipelining simply means that we somehow include this unavoidable delay in the original design procedure. This aim can be realized through state augmentation [4] . Suppose that pipelining would allow a factor of two increase in the sampling rate, thus adding only a single series delay.
If the plant is described at the doubled sampling rate --by (14):
(the matrix parameters above depend on T) then, preceding u(k) with the series delay to form u(ki), the augmented piant can be modveIed~ as fbtgiows (see Figure 8) :
For this augmented system, the weighting matrices Q and M in the expression for the performance index (2) must also be augmented, adding an all-zero row and column to Q, and a single zero element to M. The weighting parameter R will be the same as for the system (14). Now we must treat (15) as a new system and design an LQG compensator for it. Then that design can be pipelined, which introduces the inherent added delay shown in Figure 8 .
For this situation, two observations can be made. First, the Kalman filter portion of the LQG design for (15) will have what seems to be a difficulty due to the added delay --the numerical routines blow up. Common sense dictates however that there is no need to estimate xn+l(k) = u(k) n+l since it is the actual plant input, which is known. Thus we need only estimate xl(k) through xn(k), namely the vector x(k). That estimation problem has already been sofved7 as the n -order Kalman f3lter for (T4f, wftfi gains kl through k . Using these results, the optimal filtering gains for 1 nn the augmented system (15) can be written: The second observation that we can make for this augmented-system pipelining technique involves the consistency of the design technique. A delay-canonic structure (a structure having a minimal number of unit delays)
(1] for the optimal LQG compensator for (15) will be of order n+2 since (15) is of order n+l, and not of order n+l as is the canonic compensator structure for (14). Thus this approach to controller pipelining gives rise to a compensator of higher dimension (more poles), requiring more states (delay elements) and more coefficients. Along with this increase in order comes a more important point --the new higher dimensional compensator structure must allow the same degree of pipelining as the original structure, or the whole controller pipelining design procedure is invalid -that is, inconsistent.
This point is especially of concern when using structures whose number of precedence levels is a function of the number of compensator states (for example, the cascade forms).
As an example, consider a second-order plant and a direct form II compensator structure, which requires three delays and two precedence levels. To exploit pipelining, we must augment the plant and redesign the compensator --its direct form II structure now requires four delfays (states)'. TEere wouid stf£f Se onfy two precedence levels as before, so pipelining to double the sampling rate will work as planned. However, if we decide to use a cascade of two direct form sections (assume one second-order section, one first-order section, and general scaling multipliers), then the result is three precedence levels. Pipelining to allow thesampling rate will not now result in the effect of a single added unit delay as assumed, but will involve two series unit delays, making the design procedure invalid. In other words, if we implemented the pipeline as described above, the system would not perform as expected; more delay would be present in the loop than had been accounted for in the design. Such problems can be avoided with a proper choice of structure.
There is one positive note associated with the increased dimensionality of the compensator, and it is related to the particular form of (16). Usually, an increase in dimension (number of states) by one involves at least two additional coefficient multipliers.
(A fifth-order plant requires a compensator with at least ten coefficients, a sixth-order plant requires one with twelve coefficients, etcetera [11.) However, by virtue of the zero entry in (16)., the general form of the compensator transfer function for the augmented system is simpler, involving only one additional coefficient [1] . This fact helps make the pipelining approach a bit more attractive, at least with certain structures(for example, any direct form and any cascade or parallel structure based on a direct form.)
One last general point should be mentioned. The application of any pipelining technique or the use of parallelism to increase the sampling rate is desirable only if it allows a decrease in the performance index J, or in whatever gauge of system performance one accepts. However, not all sytems have a performance measure that decreases (improves) monotonicalfy with decreasing T [11] . Intuitively, any system with sharp resonances will lose controllability (implying a large J) when the sampling frequency is near a resonance. One must be aware of such cases. If such a case does not occur, then pipelining will reduce the performance index, although certainly not 2 as much as the (non-implementable) straightforward rate-7-LQG compensator design which adds no delay. Whether this pipelining approach is effective enough to warrant the higher-order compensator depends on the designer's particular application.
-25- Let us assume that a structure with one multiplier precedence level (for example, the block optimal parallel structure [1] ) is choosen to implement a compensator, and that a totally-parallel architecture is used for the multipliers involved. results when the compensator designed for case 2 is pipelined in order to make it physically implementable. Thus the delay due to the pipeline is ignored in the pipelined design, usually resulting in a performance level that is worse than the non-pipelined level (and perhaps even in a system that is unstable). Assuming that J is a monotonic increasing function of T, we can expect that the different cases will rank, from highest J to the lowest, as follows: case 4 where T = 6 seconds. Fixed parameters were selected for the continuous-time performance index and noise intensities, and then discretized. Details can be found in [1] . Figure 9 illustrates the discretized system and the form of the compensator before pipelining (case 1) and after pipelining through Three other examples are also considered; a double-integrator plant, a two-state harmonic oscillator plant, and a sixth-order plant derived from the longitudinal dynamics of the F8 fighter aircraft (see [1] ).
The performance indices for all the various cases are shown in Figure 10 . is to be used will depend on the particular level of performance desired, the penalty involved in complicating the hardware, and the various system sampling rate requirements.
VII.
SUMMARY
In this paper we have investigated certain architectural issues associated with the implementation of digital feedback compensators.
Whenever possible we have drawn on the field of digital signal processing for techniques and approaches to these issues. However the presence of a feedback loop around the digital compensator has frequently required us to modify and extend such techniques.
We have chosen the single-input, single-output, steady-state LQG control problem as a context in which to present our results, although the techniques developed usually extend to more general control systems [1] .
The concept of a 'structure' for implementing digital compensators has been presented, along with a convenient and accurate notation. In Section IV we introduced the architectural notions of serialism, parallelism, and pipelining in digital systems, and explained the hardware cost/execution time tradeoff tied to these issues. The issues of serialism and parallelism were shown to involve basically the same considerations for digital compensators as for digital filters, while the issue of pipelining was more complex. Specifically, the extra delays incurred due to the use of pipelining had a deleterious effect on the performance of the feedback system. In Section V a design technique based on state-augmentation was developed for dealing with the problem of control system pipelining.
Finally, the last section treated a typical application of pipelining techniques to microprocessor-based control systems. For this application, the compensator A/D input operations and multiply operations could be pipelined to realize a doubling in the system sampling rate. Four examples were presented to illustrate the technique.
